

# United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/661,037	09/12/2003	John D. Hyde	IMPJ-0003D1	6704	
49684 75	590 08/24/2006		EXAMINER		
IMPJ - THELEN REID & PRIEST LLP THELEN REID & PREIEST LLP P.O. BOX 640640 SAN JOSE, CA 95164-0640			SOWARD, IDA M		
			ART UNIT	PAPER NUMBER	
			2822		
			DATE MAILED: 08/24/2006	DATE MAILED: 08/24/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

	-	Application No.	Applicant(s)			
Office Action Summary		10/661,037	HYDE ET AL.			
		Examiner	Art Unit			
		Ida M. Soward	2822			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status		·				
<ol> <li>Responsive to communication(s) filed on <u>02 June 2006</u>.</li> <li>This action is FINAL. 2b) This action is non-final.</li> <li>Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213.</li> </ol>						
Disposition of Claims						
<ul> <li>4)  Claim(s) 36-40 and 44-52 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5)  Claim(s) is/are allowed.</li> <li>6)  Claim(s) 36-40 and 44-52 is/are rejected.</li> <li>7)  Claim(s) is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or election requirement.</li> </ul>						
Application Papers						
<ul> <li>9) The specification is objected to by the Examiner.</li> <li>10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.  Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).</li> <li>11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.</li> </ul>						
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
2) Notice 3) Information	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal Pa				

Art Unit: 2822

### **DETAILED ACTION**

This Office Action is in response to the Applicants' amendment filed June 2, 2006.

## Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 36-37, 39-40, 44-49 and 51-52 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bergemont (US 6,563,731 B1) in view of Yamashita et al. (US 6,777,758 B2).

In regard to claims 36, 38, 44-48 and 50, Bergemont teaches a p-channel floating gate device, comprising: a p- doped substrate 202; a first n- well (to the left of well 205) and a second n- well 205 disposed in the substrate 202; a first p+ doped region disposed in the first n- well (to the left of well 205) forming a source and a second p+ doped region disposed in the first n- well (to the left of well 205) forming a drain; a channel disposed in the first n-well (to the left of well 205) between the source and the drain; a tunneling junction in the second n- well 205; a layer of gate oxide disposed above the channel, the first n- well (to the left of well 205) and the second n- well 205; a polysilicon (abstract) floating gate 204 disposed above the layer of gate oxide; a source

Application/Control Number: 10/661,037 Page 3

Art Unit: 2822

contact terminal  $V_{pp}$  electrically coupled to the source 206; a drain contact terminal  $V_{pp}$  electrically coupled to the drain 207 (Figure 3, columns 4-5, lines 30-67 and 1-17, respectively).

In regard to claim 44 concerning the synapse transistor configured to operate as a current source without gate input using a single polysilicon gate layer, claims directed to apparatus must be distinguished from the prior art in terms of structure rather than function, In re Danly, 263, F.2d 844, 847, 120 USPQ 528, 531 (CCPA 1959). Apparatus claims cover what a device is, not what a device does. Hewlett-Packard Co. v. Bausch & Lomb Inc., 909 F.2d 1464, 1469, 15 USPQ2d 1525, 1528 (Fed. Cir. 1990).

In regard to the preamble of claims 45 and 47, the main body of the claims is taught by the applied reference above.

In regard to claims 39 and 51, Bergemont teaches the transistor formed with a single layer 204 of conductive polysilicon (abstract) (Figure 3, columns 4-5, lines 30-67 and 1-17, respectively).

In regard to the preamble, If the body of a claim fully and intrinsically sets forth all of the limitations of the claimed invention, and the preamble merely states, for example, the purpose or intended use of the invention, rather than any distinct definition of any of the claimed invention's limitations, then the preamble is not considered a limitation and is of no significance to claim construction. Pitney Bowes, Inc. v. Hewlett-Packard Co., 182 F.3d 1298, 1305, 51 USPQ2d 1161, 1165 (Fed. Cir. 1999). See also Rowe v. Dror, 112 F.3d 473, 478, 42 USPQ2d 1550, 1553 (Fed. Cir. 1997) ("where a patentee defines

Application/Control Number: 10/661,037

Art Unit: 2822

a structurally complete invention in the claim body and uses the preamble only to state a purpose or intended use for the invention, the preamble is not a claim limitation").7

However, Bergemont fails to teach a well contact terminal coupled to a second n-well.

In regard to claims 36, 38 and 50, Yamashita et al. teach a well contact terminal 32 coupled to a second n- well 12 (Figure 1, columns 7-8, lines 1-67 and 1-67, respectively).

Therefore, it would have been obvious to one having ordinary skill in the art at the time the invention was made to modify the transistor structure as taught by Bergemont with the transistor structure having a well contact terminal coupled to a second n- well as taught by Yamashita et al. to reduce the layout area of elements for fixing the potentials of wells in a semiconductor device (column 1, lines 6-10).

In regard to claims 37-38 and 49-50, Yamashita et al. teach the third p+ doped region and the fourth doped region disposed in a second well 12 p+ doped region shorted together with a conductive layer 40 which forms a bridge over a floating gate 62 (Figure 1, columns 7-8, lines 1-67 and 1-67, respectively).

In regard to claim 51, Yamashita et al. teach the well contact terminal 32 being strapped to a third and fourth doped region (Figure 1, columns 7-8, lines 1-67 and 1-67, respectively).

In regard to claims 40 and 52, note that a "product by process" claim is directed to the product per se, no matter how actually made, <u>In re Hirao</u>, 190 USPQ 15 at 17 (footnote 3). See also <u>In re Brown</u>, 173 USPQ 685; <u>In re Luck</u>, 177 USPQ 523; <u>In re</u>

Art Unit: 2822

Wertheim, 191 USPQ 90 (209 USPQ 554 does not deal with this issue); In re Fitzgerald, 205 USPQ 594, 596 (CCPA); In re Marosi et al., 218 USPQ 289 (CAFC); and most recently, In re Thorne et al., 227 USPQ 964 (CAFC, 1985) all of which make it clear that it is the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that, as here, an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that Applicant has burden of proof in such cases as the above case law makes clear. As to the grounds of rejection under section 103, see MPEP § 2113.

## Response to Arguments

Applicant's arguments filed June 2, 2006 have been fully considered but they are not persuasive.

Figure 21 of Yamashita et al. teach a third p+ doped region and a fourth p+ doped region disposed in the second n- well, the third p+ doped region and the fourth p+ doped region together forming a tunneling junction. Figure 18 of Yamashita et al. teach a well contact terminal 43 coupled to a second n-well 21B. In regard to what the references are directed to (EEPROM, etc.), the structure of the combined references discloses the claimed invention. In regard to the CMOS processing, Initially, and with respect to claims, note that a "product by process" claim is directed to the product per se, no matter how actually made, In re Hirao, 190 USPQ 15 at 17 (footnote 3). See also In re Brown, 173 USPQ 685; In re Luck, 177 USPQ 523; In re Wertheim, 191 USPQ

Art Unit: 2822

90 (209 USPQ 554 does not deal with this issue); In re Fitzgerald, 205 USPQ 594, 596 (CCPA); In re Marosi et al., 218 USPQ 289 (CAFC); and most recently, In re Thorpe et al., 227 USPQ 964 (CAFC, 1985) all of which make it clear that it is the final product per se which must be determined in a "product by process" claim, and not the patentability of the process, and that, as here, an old or obvious product produced by a new method is not patentable as a product, whether claimed in "product by process" claims or not. Note that Applicant has burden of proof in such cases as the above case law makes clear.

As to the grounds of rejection under section 103, see MPEP § 2113.

#### Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Ida M. Soward whose telephone number is 571-272-1845. The examiner can normally be reached on Monday - Thursday 6:30am to 5:00pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Zandra V. Smith can be reached on 571-272-2429. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

IMS

August 21, 2006

IDA M. SOWARD
PRIMARY EXAMINER